

Jordan D. Ulmer

Address: 3301 40th Street Northeast
Cedar Rapids, IA 52402-2218

Email: Jordatech@gmail.com
Phone: (319) 853-8620

Email 2: Jordan@makeitallmedia.com

Objective: ~ Building global businesses based in USA with global talent ~








Education:

~ Bachelor of Science in Electrical Engineering ~
South Dakota State University Graduation Date: May 2017

* Online Résumé *



Work Experience

-  **Stealth Startups** {December 2025 - Present}
 - Global Entrepreneur**, building awesomeness based on the real outcomes of market research.
-  **MIAM Technology Pvt. Ltd. (Make It All Teams)** – KTM Nepal [+977 97-0028-5983] {April 2025 - Present}
 - CTO / COO, Founder**, Accelerate early-stage tech entrepreneurs time to ship and scale SaaS products through Fractional CTO/COO + Team as a Service.
-  **Make It All Media** – Cedar Rapids, IA [(319) 853-8620] {April 2021 - Present}
 - CEO, Founder**, Small Business built to learn media production for other businesses, now an asset holding entity.
-   **Collins Aerospace** and **BAE Systems** – Cedar Rapids, IA [(319) 295-1000] {May 2018 - April 2022}
 - Systems Engineering – M-Code ASIC Product Line (Pyxis 3)**
 - Authored technical whitepapers on: I/O, Power Consumption, Built in Self Test Coverage, Signal Timing and Noise Effects in the Presence of High Jamming Power for ASIC and projected product performance.
 - Communicated System Expectations to the Government customer.
 - Lead a team to decompose requirements from (9) Airborne Weapons and Surface products driving ASIC design.
-  **Rockwell Collins** – Cedar Rapids, IA [(319) 295-1000]
 - Systems Engineering – Surface Mobile Dept. (RSAM / Pseudolites)** {June 2017 - May 2018}
 - Created test environments for developmental alternative navigation products (superseded by RMP).
 - Engineering Co-op – Communications Dept. / ASIC & FPGA Solutions** {May 2015 - August 2016}
 - Created register models to enhance virtual FPGA test bench re-designs in System Verilog.
 - Analyzed and contributed to existing VHDL Finite State Machines in a High Power Amplifier.
 - High School Technical Intern** {October 2010 - August 2012}
 - Acquired a practical working knowledge of test equipment pertinent in radio navigation/communication.
 - *Security Clearance, Department of Defense (DoD)**
-  **SDSU Satellite Image Processing Lab** – Brookings, SD [(605) 688-4372] {January 2014 – May 2015}
 - Undergraduate Research Assistant**
 - Initiated a research grant for a variance minimization based vicarious calibration scheme.
 - Validated calibration techniques through post processing analyses of satellite imagery.
 - Developed an understanding of frequency dependent distortions incurred in multispectral satellite data.

Relevant Courses, Projects and Technical Skills

Courses and Projects:

Microcontroller System Design, Linear Control Systems, Electronic Materials and Devices, Signals and Systems, Engineering Electromagnetics, Quantum Mechanics. Computer Architecture Project: Designed and tested a basic processor in Verilog using ALTERA DE2 FPGA.

Hardware , Software, Firmware and Leadership Skills:



References:

John Acheson [(319) 270-4056] (Jeacheso@gmail.com)
Systems Architect at BAE Systems

Jan Kopf [(319) 393-6353] (Jan@crfirst.org)
Children's Ministry Pastor at Radiant Church